This set of VHDL Multiple Choice Questions & Answers (MCQs) focuses on “WAIT Statements – 2″.
1. Given that a process has no sensitivity list and has only one WAIT statement which is WAIT FOR statement. How many signals are there to which process is sensitive?
d) Can’t be determined
2. WAIT statement provides more flexibility than sensitivity list.
3. Which of the following statement uses only 1 signal?
a) WAIT FOR
b) WAIT UNTIL
c) WAIT ON
d) WAIT UNTIL and WAIT FOR
4. Which of the following WAIT statement is most useful for implementing a synchronous sequential circuit?
a) WAIT ON
b) WAIT FOR
c) WAIT UNTIL
d) WAIT TIME
5. In case of sensitivity list the process suspends at the end of the process and in WAIT statement it suspends ____________
a) At the beginning
b) At the end
c) At the beginning of architecture
d) Where the WAIT statement is encountered
6. What is the deadlock condition in VHDL?
a) When WAIT statement keeps on waiting forever
b) When WAIT UNTIL statement uses more than one signal
c) When WAIT ON statement has only one signal
d) When WAIT FOR statement doesn’t have any time clause
7. In combinational logic, how many WAIT statements can be used?
8. In a procedure is called from a process having a sensitivity list, how many wait statements one can use?
9. Refer to the code given below, which kind of circuit is implemented?
PROCESS BEGIN WAIT on a, b; z <= a AND b; END PROCESS;
b) Synchronous sequential
c) Asynchronous sequential
d) State machine